Mohd Sahid - Google Učenjak

Ustvarite profil

Navedeno

	Vse	Od leta 2019
Navedbe	21	21
indeks h	1	1
indeks i10	1	1

0

8

4

2022202320248 7 5

Soavtorji

Erfan AbbasianBabol Noshirvani University of TechnologyPreverjeni e-poštni naslov na nit.ac.ir
ADIL ZAIDIMEWAT ENGINEERING COLLEGE , NUHPreverjeni e-poštni naslov na mecw.ac.in
Mehrzad KaramimaneshShiraz university of technologyPreverjeni e-poštni naslov na sutech.ac.ir
Morteza GholipourBabol Noshirvani University of TechnologyPreverjeni e-poštni naslov na nit.ac.ir

Mohd Sahid

Mohd Sahid

Mewat Engineering Collage

Preverjeni e-poštni naslov na mecw.ac.in - Domača stran

Low Power Circuit SRAM VLSI Nanotechnology


Naslov Razvrsti po navedbah Razvrsti po letniku Razvrsti po naslovu	Navedeno Navedeno	Leto
A schmitt-trigger-based low-voltage 11 T SRAM cell for low-leakage in 7-nm FinFET technology E Abbasian, E Mani, M Gholipour, M Karamimanesh, M Sahid, A Zaidi Circuits, Systems, and Signal Processing 41 (6), 3081-3105, 2022	21	2022
Carbon-MOSFET Based Ternary Logic Gates at 32 nm Channel Length: An Exploration ZAA Adil Zaidi, Mujeev Khan, Mohd Saib, Mohd Sahid, Shaheen Khan, M. Nizamuddin Design Engineering 2021 (09), 2021		2021

Sistem trenutno ne more izvesti postopka. Poskusite znova pozneje.

Članki 1–2